

# Introducing Asymmetry in a CMOS Latch to Obtain Inherent Power-On-Reset Behavior

Fabian L. Cabrera, F. Rangel de Sousa and Hector Pettenghi

[fabian.c@ufsc.br](mailto:fabian.c@ufsc.br)



Universidade Federal de Santa Catarina  
Florianópolis - Brasil

2019



- ▶ Minimalist systems are good candidates to obtain ultra-low-power circuits.



- ▶ Minimalist systems are good candidates to obtain ultra-low-power circuits.
- ▶ Initial state of sequential circuits is very important.



- ▶ Minimalist systems are good candidates to obtain ultra-low-power circuits.
- ▶ Initial state of sequential circuits is very important.
- ▶ **Reset inputs in each cell:** extra silicon area and capacitances, increasing dynamic power consumption.




- ▶ Minimalist systems are good candidates to obtain ultra-low-power circuits.
- ▶ Initial state of sequential circuits is very important.
- ▶ **Reset inputs in each cell:** extra silicon area and capacitances, increasing dynamic power consumption.
- ▶ **Power-on-reset (POR) circuits:** relative large capacitors, resistors and diodes and also are designed to work under specific conditions, for example, fixed start-up time.



- ▶ Minimalist systems are good candidates to obtain ultra-low-power circuits.
- ▶ Initial state of sequential circuits is very important.
- ▶ **Reset inputs in each cell:** extra silicon area and capacitances, increasing dynamic power consumption.
- ▶ **Power-on-reset (POR) circuits:** relative large capacitors, resistors and diodes and also are designed to work under specific conditions, for example, fixed start-up time.
- ▶ We propose the use of asymmetry in a latch, turning its initial value into an well-determined state without the need of a reset.





# Conventional (symmetric) CMOS latch



- ▶ Mostly used in SRAM, but can be used in sequential circuits for ultra-low-power applications.



# Possible states as function of the supply





Inverter transference  
curves: 3 intercepts






# Possible states as function of the supply





Inverter transference curves: 3 intercepts




Solutions when Vdd varies from 0 to 1.2 V




# Possible states as function of the supply



Inverter transference curves: 3 intercepts



Solutions when  $V_{dd}$  varies from 0 to 1.2 V




Zoom for  $V_{dd}$  values up to 100 mV



# Decisive factors for power-on state 1

## Process variations





- ▶ Montecarlo simulation:
  - From 300 samples,  $Q_S$  started with '0' in 144 samples and with '1' in 156 samples.



# Decisive factors for power-on state 2


## Noise





- Can be observed in a transient noise simulation.



## Input devices





- ▶ Unknown initial input voltages (R,S).
- ▶ Different sizes or number of transistors in each side.
- ▶ **Very difficult to predict at the design stage.**



- ▶ Low-vt current  $\approx 10X$  greater than regular transistors at  $V_{GS} = 0$ .





# Possible states as the proposed topology




Inverter transference  
curves: 3 intercepts



# Possible states as the proposed topology



Inverter transference curves: 3 intercepts





Solutions when Vdd varies from 0 to 1.2 V







# Possible states as the proposed topology



Inverter transference curves: 3 intercepts





Solutions when Vdd varies from 0 to 1.2 V




Zoom for Vdd values up to 100mV






# Target application used as example






Power-On Resetted  
Flip-Flop





- ▶  $Q_{AM}$  was expected to start with '0'. **Verified**



- ▶  $Q_{AM}$  was expected to start with '0'. **Verified**
- ▶  $Q_{SM}$  was unpredicted at design stage. After measurements it was concluded that **input devices** always induced an initial value of '1'.



# Summary of the power-on characteristics of latches

	<b>Power-on state</b>	<b>Decisive factors</b>	<b>Example</b>
Symmetric	Variable or difficult to predict	Process variations	Montecarlo sim.
		Noise	Tran. noise sim.
		Input devices	$Q_{SM}$ (meas.)
Asymmetric	Imposed by design	Design	$Q_{AM}$ (meas.)



- ▶ The conventional CMOS latch was analyzed to determine the factors that define its initial state: **process variations, noise** and **input devices**.



- ▶ The conventional CMOS latch was analyzed to determine the factors that define its initial state: **process variations, noise** and **input devices**.
- ▶ We can impose by design the initial value of a latch using asymmetry. This can be done with different threshold-voltage transistors.



- ▶ The conventional CMOS latch was analyzed to determine the factors that define its initial state: **process variations, noise** and **input devices**.
- ▶ We can impose by design the initial value of a latch using asymmetry. This can be done with different threshold-voltage transistors.
- ▶ The proposed modification kept the same occupied area and had little effect on propagation times.





- ▶ The conventional CMOS latch was analyzed to determine the factors that define its initial state: **process variations, noise** and **input devices**.
- ▶ We can impose by design the initial value of a latch using asymmetry. This can be done with different threshold-voltage transistors.
- ▶ The proposed modification kept the same occupied area and had little effect on propagation times.
- ▶ A new block called **Power-on Reset Flip-Flop (POR-FF)** was designed and tested in CMOS 130nm, verifying its correct functioning.



- ▶ The conventional CMOS latch was analyzed to determine the factors that define its initial state: **process variations, noise** and **input devices**.
- ▶ We can impose by design the initial value of a latch using asymmetry. This can be done with different threshold-voltage transistors.
- ▶ The proposed modification kept the same occupied area and had little effect on propagation times.
- ▶ A new block called **Power-on Reset Flip-Flop (POR-FF)** was designed and tested in CMOS 130nm, verifying its correct functioning.
- ▶ This technique has the advantage of avoiding power-on reset module and reset inputs in each sequential cell. (lower occupied area and lower dynamic power consumption)



Questions?